



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,853	07/31/2003	Han-Jong Kim	2557-000168/US	1965
30593	7590	12/28/2005	EXAMINER	
HARNESS, DICKEY & PIERCE, P.L.C. P.O. BOX 8910 RESTON, VA 20195			WEINMAN, SEAN M	
			ART UNIT	PAPER NUMBER
			2115	

DATE MAILED: 12/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/630,853

Applicant(s)

KIM, HAN-JONG

Examiner

Sean Weinman

Art Unit

2115

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 2/28/05.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_.

**DETAILED ACTION**

1. Claims 1-20 are presented for examination.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1-9 and 12-19 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

4. As per claims 1, 7, and 15 "a selecting circuit for determining an operational state of the process" is not clearly understood. Additionally, in claims 3, 4, 9, and 12-14 "the selecting circuit compares the operating frequency of the processor" is not clearly understood. Paragraph [0028] of the specification recites, "The selecting circuit is capable of checking an operational mode or operating frequency of the processor". Additionally, paragraph [0031] of the specification recites, "The selecting circuit may monitor the state, or current operation mode, of both the high-speed control circuit and the low-speed control circuit". It is uncertain which method is used to determine the operational state of the processor.

5. Any claim not specifically addressed, above, is being rejected as incorporating the deficiencies of a claim upon which it depends.

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

7. Claims 1-9 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

8. Claim 1 recites the limitation "the evaluation" in line 4. There is insufficient antecedent basis for this limitation in the claim.

9. Claim 3 recites the limitation "the operating frequency" in line 2. Additionally claim 3 recites the limitation "the compared result" in line 3. There is insufficient antecedent basis for these limitations in the claim.

10. Claim 7 recites the limitation "the evaluation" in line 4. There is insufficient antecedent basis for this limitation in the claim.

11. Claim 9 recites the limitation "the operating frequency" in line 3. There is insufficient antecedent basis for this limitation in the claim.

12. Any claim not specifically addressed, above, is being rejected as incorporating the deficiencies of a claim upon which it depends.

***Claim Rejections - 35 USC § 103***

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

14. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim (US Patent Application 2002/0026596) in view of Dai (US Patent Application 2002/0083356) and in further view of Applicant's Admission of Prior Art (AAPA).

15. As per claims 1 and 7 Kim teaches the invention comprising:

- a selecting circuit for outputting a selection signal (Figure 2 Reference 140 and Paragraph [0017] lines 1-5);

- a high-speed control circuit for controlling high-speed operations in response to the selection signal (Figure 2 Reference 130 and Paragraph [0014]); and

- a low-speed and low-power control circuit for controlling low-speed and low-power operations in response to the selection signal (Figure 2 Reference 120 and Paragraph [0015]); and

- a multiplexer for interfacing one of the high-speed control circuit and the low-speed and low-power control circuit (Figure 2 Reference 160 and Paragraph [0018]).

16. Kim, however, does not teach that the selecting circuit determines the operational state of the processor and outputs the selection signal based on the evaluation of the operational state of the processor. Additionally, Kim does not teach that the processor has a processor core and at least one peripheral device. Specifically, Kim teaches a processor with a high-speed control circuit and a low-speed control circuit, which is controlled by a selection signal, outputted by a selection circuit. Additionally, Kim teaches that a multiplexer is used to interface the high-speed or low-speed control circuit with the processor.

17. Dai teaches a processor control system which selects between two performance states, a high performance mode and a low power mode, based on the processor's frequency.

selecting circuit compares the operating frequency of the processor with a predetermined threshold frequency and outputs the selection signal based on the result (Abstract lines 1-5 and Paragraph [0013] lines 5-10)

18. Dai teaches a selection circuit having predetermined frequency levels defined for each performance state. Depending on the processor frequency, the system may be selected to perform in high performance mode or low power mode.

19. The AAPA teaches a processor having a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device.

A processor having a processor core and at least one peripheral device (Figure 1 Prior Art and Paragraphs [0006] and [0009])

20. It would have been obvious to one of ordinary skill in the art to combine the teachings of Kim, Dai, and Applicant's Admission of Prior Art (AAPA) because they all teach a processor having a controller unit to control the frequency of a processor. Dai AAPA teaches the deficiency of Kim by teaching a selection circuit which outputs a selection signal based on the operational state of the processor. Furthermore, the AAPA teaches the deficiency of Kim by teaching the processor having a processor core and at least one peripheral device.

21. As per claims 2 and 8 Kim teaches the invention comprising:

the high-speed control circuit controls the high-speed operations of one of at least the processor core and the peripheral device when the operational state determined is a normal mode (Figure 2 Reference 130 and Paragraph [0014]), and the low-speed and low-power control circuit controls the low-speed and low-power operations of one of at least the processor core and the peripheral device when the operational state determined is a slow mode (Figure 2 Reference 120 and Paragraph [0015]).

22. The AAPA teaches the processor having a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device.

23. As per claim 3, Dai teaches the invention comprising:

the selecting circuit compares the operating frequency of the processor with a predetermined threshold frequency and outputs the selection signal based on the compared result (Abstract lines 1-5 and Paragraph [0013] lines 5-10).

24. As per claim 5, the AAPA teaches the invention comprising:

processor core is a central processing unit (CPU) (Figure 1 Prior Art and Paragraphs [0006])

25. As per claim 6, The AAPA teaches the invention comprising:

the peripheral device is at least one of a wireless LAN card, a PC card, and a liquid crystal display (LCD) (Figure 1 Prior Art and Paragraphs [0009]).

26. As per claims 9, 12,13, and 14 Kim teaches the invention comprising:

the high-speed control circuit controls the high-speed operations of the processor core and the peripheral device (Figure 2 Reference 130 and Paragraph [0014]), and the low-speed and low-power control circuit controls the low-speed and low-power operations of the processor core and the peripheral device when the operating frequency of the processor is lower than the predetermined threshold frequency (Figure 2 Reference 120 and Paragraph [0015]).

27. Kim fails to detail that the control circuits are selected by comparing the operating frequency of the processor with a predetermined threshold frequency.

28. Dai teaches a selection circuit having predetermined frequency levels defined for each performance state. Depending on the processor frequency, the system may be selected to perform in high performance mode or low power mode.

the high-speed control circuit controls when the operating frequency of the processor is higher than a predetermined threshold frequency, and the low-speed and low-power control circuit controls when the operating frequency of the processor is lower than the predetermined threshold frequency (Abstract lines 1-5 and Paragraph [0013] lines 5-10).

29. It would have been obvious to one of ordinary skill in the art to combine the teaching of Kim and Dai for the reasons stated above.

30. As per claim 10, Kim teaches the invention comprising:

selecting a control circuit from a plurality of control circuits, the control circuit for controlling one of at least a first device and a second device (Figure 2 Reference 140 and Paragraph [0017] lines 1-5).



31. As per claim 11, Kim teaches the invention comprising:

an interface device for interfacing the selected control circuit with at least one of the first device and the second device (Figure 2 Reference 160 and Paragraph [0018]).

32. As per claim 15, 16, and 17 Dai teaches the invention comprising:

the circuit for selecting evaluates a mode of the processor in a process of selecting the control circuit from the plurality of control circuits (Abstract lines 1-5 and Paragraph [0013] lines 5-10).

33. As per claim 18, Kim teaches the invention comprising:

control circuits includes at least a high-speed control circuit and a low-speed and low-power control circuit (Figure 2 Reference 130 and 120 and Paragraph [0014] and [0015]);

34. As per claim 19, the AAPA teaches the invention comprising:

first device is a processor core and the second device is a peripheral device (Figure 1 Prior Art and Paragraphs [0006] and [0009]).

35. As per claim 20, it is directed at the method of controlling a first device and a second device with a selected control circuit. Since Kim teaches a processor comprising a circuit of controlling a first device and a second device with a selected control circuit, Kim teaches the method of controlling a first device and a second device with a selected control circuit.

**Conclusion**

36. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sean Weinman whose phone number is (571) 272-2744. The examiner can normally be reached on Monday-Friday from 8:00-4:30.

37. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on (571) 272-3667. The fax number for the organization where this application or proceeding is assigned is (703) 872-9306.

38. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sean Weinman  
Examiner  
Art Unit 2115

  
CHUN CAO  
PRIMARY EXAMINER